



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/281,042	03/30/1999	SEIKI AGURO	TIJ-26495	6678

23494 7590 11/19/2003

TEXAS INSTRUMENTS INCORPORATED  
P O BOX 655474, M/S 3999  
DALLAS, TX 75265

EXAMINER
----------

JONES, HUGH M

ART UNIT	PAPER NUMBER
----------	--------------

2123

DATE MAILED: 11/19/2003

29

Please find below and/or attached an Office communication concerning this application or proceeding.

PRG

**Office Action Summary**Application No.  
**09/281,042**

Applicant(s)

**Aguro**

Examiner

**Hugh Jones**

Art Unit

**2123**

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136 (a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on Aug 12, 2003.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11; 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 4-21 is/are pending in the application.
- 4a) Of the above, claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 4-21 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claims \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.  
If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

- 13) ☒ Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some\* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\*See the attached detailed Office action for a list of the certified copies not received.

- 14) ☐ Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgement is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

- |   |   |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)                              | 4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s). _____  |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)          | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s). _____ | 6) <input type="checkbox"/> Other:  |

Art Unit: 2123

## DETAILED ACTION

### Introduction

1. The action is in response to papers 27-28 (8/12/2003).

### Claim Objections

2. The following is a quotation of 37 C.F.R. § 1.75 (d)(1):

The claim or claims must conform to the invention as set forth in the remainder of the specification and terms and phrases used in the claims must find clear support or antecedent basis in the description so that the meaning of the terms in the claims may be ascertainable by reference to the description.

3. **Claims 5-7, 10-13, 15-17 are objected to under 37 CFR 1.75(c), as being of improper dependent form for failing to further limit the subject matter of a previous claim.** Applicant is required to cancel the claim(s)/limitations, or amend the claim(s)/limitations to place the claim(s)/limitations in proper dependent form, or rewrite the claim(s)/limitations in independent form.

- Claims 5, 10, 15 recite that the plurality of commands are applied in a specific time sequence. It is inherent that a plurality of commands which are applied are applied in a specific time sequence.

- Claims 6, 7, 11-13, 16-17 also recite a comparator. However, the respective independent claims reciting "comparing" - it is inherent that a comparator would be required to carry out such a comparison.

Art Unit: 2123

**Claim Rejections - 35 USC § 112**

4. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

5. **Claim 8, 10 and 14-15 are rejected under 35 U.S.C. 112, second paragraph, as being incomplete for omitting essential steps, such omission amounting to a gap between the steps.** See MPEP § 2172.01. there is insufficient detail describing the relationship between the input ports, the processor and the program and how the password is actually generated.

6. **Claims 8, 10 and 14-15 are rejected under 35 U.S.C. 112, second paragraph, as being incomplete for omitting essential structural cooperative relationships of elements, such omission amounting to a gap between the necessary structural connections.** See MPEP § 2172.01. The omitted structural cooperative relationships are: there is insufficient detail describing the relationship between the input ports, the processor and the program.

**Claim Rejections - 35 USC § 102**

7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

Art Unit: 2123

**8. Claims 8, 10, 14-15 are rejected under 35 U.S.C. 102(b) as being clearly anticipated by Palmer, Jr. et al. U.S. Patent 4,700,296.**

9. As regards Claim 8 the Palmer, Jr. et al. reference discloses an integrated circuit computer system (Figure 2, Item 6i) having a processor interconnected with memory (Figure 1, Item 6d and Col. 5 Lines 32-65) and peripheral circuits on said integrated circuit (Figure 1 Items 6f and 6c and 6a) coupled to a security system (Figures 1-6 and Col. 1 Lines 30-61) comprising:

a plurality of input ports for said processor, (Figure 1 Items 6b, 6c, 6d, 6e note the direction of the arrows to the Process Control Program and Col. 2 Lines 50-68 and Col. 3 Lines 1-4).

a program stored in said memory to operate said processor (Figure 1, Process Control Program and Item 6d Code Table (ROM)), to receive a plurality of commands to said plurality of input ports to produce a password (Figure 1 Items 6c, Item 4 and Figure 2 Item 6c and Figure 4 and Figure 5 and Col. 1 Lines 37-56 and Col. 5 Lines 32-65) which is compared with a predetermined password (Figure 2 Item labeled LOOK-UP TABLE and Col. 7 Lines 33-38).

10. As regards Claim 10, the Palmer, Jr. et al. reference inherently discloses a specified time sequence.

11. As regards Claim 14, Palmer Jr. et al. reference teaches; A security system for an integrated circuit computer system (All of Figures 1, 2 and 3 and Col. 2 Lines 50-54) comprising: applying a plurality of commands to a plurality of ports for a processor of said system (Figure 1 Items 6a, the block labeled PROCESS CONTROL PROGRAM, Item 4, Item 6f); a program

Art Unit: 2123

stored in a memory coupled to said processor for operating said processor to process said plurality of commands to produce a password; (Figure 2 Item 6i and Item 6c and Col. 1 Lines 37-56); comparing said produced password with a predetermined password (Figure 1 Item 6 PARAMETER STORAGE REGISTERS, and Figure 2, Item 6i PARAMETER STORAGE and Col. 8 Lines 12-32).

**12. Claims 8, 10, 14-15 are rejected under 35 U.S.C. 102(e) as being clearly anticipated by Angelo.**

13. Angelo discloses a method for enabling power to all or portions of a computer system based upon the results of a two-piece user verification process that is completed as part of a secure power-up procedure. *At some point during the secure power-up procedure, the computer user provides an external token or smart card that is coupled to the computer through specialized hardware.* The token or smart card is used to store an encryption algorithm furnished with an encryption key that is unique or of limited production. *The computer user is then required to enter a plain text user password. Once entered, the user password is encrypted using the encryption algorithm contained in the external token to create a system password. The system password is compared to a value stored in secure memory.* If the two values match, the power-on sequence is completed and power to the computer system and/or secured computer resources is enabled. If the two values do not match, power to the entire computer system and/or secured computer resources is disabled. The two-piece nature of the authorization process requires the presence of both the user password and the external token in order to generate the

Art Unit: 2123

system password. *Angelo also discloses (col. 9) that when the user is prompted to enter a plain text power-on password, as an alternative to a memorized value, the plain text password could be generated with the aid of biometrics. For example, a scanned fingerprint could be converted into a plain text password value.* See col. 1-2 for general background; col. 3, lines 16-36; fig. 2 and corresponding text; col. 7-9.

**Claim Rejections - 35 USC § 103**

14. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

15. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35

U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

16. **Claims 4, 5, 9 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Palmer, Jr. et al. U.S. Patent 4,700,296 in view of Raghavavhari U.S. Patent 5,774,545.**

Art Unit: 2123

17. As regards Claim 4 the Palmer, Jr. et al. reference discloses an integrated circuit computer system (Figure 2, Item 6i) having a processor interconnected with memory (Figure 1, Item 6d and Col. 5 Lines 32-65) and peripheral circuits on said integrated circuit (Figure 1 Items 6f and 6c and 6a). A security means (Figures 1-6 and Col. 1 Lines 30-61) comprising: a plurality of input ports for said processor (Figure 1 Items 6b, 6c, 6d, 6e note the direction of the arrows to the Process Control Program and Col. 2 Lines 50-68 and Col. 3 Lines 1-4); a program stored in said memory to operate said processor (Figure 1, Process Control Program and Item 6d Code Table (ROM)), to receive a plurality of commands to said plurality of input ports to process said commands to produce a password (Figure 1 Items 6c, Item 4 and Figure 2 Item 6c and Figure 4 and Figure 5 and Col. 1 Lines 37-56 and Col. 5 Lines 32-65) which is compared with a predetermined password (Figure 2 Item labeled LOOK-UP TABLE and Col. 7 Lines 33-38), and a switching circuit is responsive to said comparison (Col. 4 Lines 36-50).

18. The Palmer, Jr. et al. reference does not expressly disclose, a scan-path interface circuit for reading out the predetermined memory or register in said system.

19. The Raghavachari reference discloses that many integrated circuits are accessed via scan ports and specifically discloses a scan-path interface circuit (Figure 1 Item 15 and Col. 13 Lines 10-13) as part of a security system requiring password authentication through comparison of an input password from an external device with a pre-stored password (Figures 1-10 and Col. 13 Lines 4-67 and Col. 14 Lines 1-67 and Col. 15 Lines 1-29 and Col. 16 Lines 1-29).



Art Unit: 2123

20. It would have been obvious to one of ordinary skill in the art, at the time of the invention, to have combined the Palmer, Jr. et al. reference with the Raghavachari reference because, (motivation to combine) by protecting the scan-path interface with a password the integrated circuit is rendered useless to those who cannot meet the random security challenge and therefore reduces the value of the integrated circuit to potential thieves, (Raghavachari, Col. 1 Lines 45-61).

21. As regards Claim 9 the Palmer, Jr. et al. reference does not expressly disclose a switching circuit coupled to said scan-path interface.

22. The Raghavachari reference discloses that many integrated circuits are accessed via scan ports and specifically discloses a switching circuit coupled to said scan-path interface (Figure 1 Items 15 and 13, Figure 5 Items 56, 55, 51, Figure 8 Items 81, 82, 83 and Col. 2 Lines 60-67, Col. 3 Lines 1-40), and responsive to said comparison for switching said scan-path interface circuit (Figure 5 and Col. 7 Lines 30-41), between a first mode in which it is enabled (Figure 9, note the control flow diamond decision symbol that states "PASSWORDS MATCH?" after this symbol, follow the arrow for the, YES result, to the computational steps rectangle symbol wherein, the item labeled "1. UNLOCK THE DEVICE") and a second mode in which it is disabled (Figure 9, note the control flow diamond decision symbol that states "PASSWORDS MATCH?" after this symbol, follow the arrow to the, NO result to the computational steps rectangle symbol wherein, the item labeled "1.INCREMENT FAILURE COUNT REGISTER, follow the arrows in the flow chart to the control decision symbol that states "SECURITY

Art Unit: 2123

PASSWORD RECEIVED" and note that a, NO result, creates a loop back into that control decision symbol and NEVER sets the needed bits in the SECURITY STATUS REGISTER required to enable the scan-path port to operate).

23. It would have been obvious to one of ordinary skill in the art, at the time of the invention, to have combined the Palmer, Jr. et al. reference with the Raghavachari reference because, (motivation to combine) by protecting the scan-path interface with a password the integrated circuit is rendered useless to those who cannot meet the random security challenge and therefore reduces the value of the integrated circuit to potential thieves, (Raghavachari, Col. 1 Lines 45-61).

24. As regards Claims 5, the Palmer, Jr. et al. reference inherently discloses a specified time sequence.

25. The Raghavachari reference also discloses receiving a plurality of commands which are applied to said plurality of ports in a specific time sequence (Figures 9, 10 and Col. 9 Lines 49-66, Col. 10 Lines 1-67, Col. 11 Lines 1-67, Col. 12 Lines 1-60).

**26. Claims 6, 7, 11, 12, 13, 16, 17, 19, 20 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Palmer, Jr. et al. U.S. Patent 4,700,296 in view of Raghavavhari U.S. Patent 5,774,545 and in further view of Jacobson et al. U.S. Patent 5,784,577.**

27. As regards Claims 6, 7, 11, 12, 13, 16 and 17 the Palmer et al. reference does not expressly disclose; a pair of registers, one of said registers receiving said produced password and

Art Unit: 2123

the other of said registers containing said predetermined password; and a comparator for comparing the contents of said registers.

28. The Jacobson et al. reference discloses; a pair of registers (Figure 3, Items 301 and 302), one of said registers receiving said produced password (Figure 3 Item 302) and the other of said registers containing said predetermined password (Figure 3 Item 301) a comparator for comparing the contents of said registers (Figure 3 Item 303) for controlling a Data Protect Circuitry (Figure 3 Item 306).

29. It would have been obvious to one of ordinary skill in the art, at the time of the invention, to have combined the Palmer, Jr. et al. reference with the Jacobson et al. reference because, (motivation to combine) a need arises for an accurate, overridable method of tracking versions of the PLDs, as well as preventing unauthorized users from programming the PLDs, (Jacobson et al. Col. 2 Lines 10-13).

30. As regards Claims 19, 20 and 21, the Palmer, Jr. et al. reference does not expressly disclose; a scan-path interface circuit for comparison with a predetermined memory or register, and a switching circuit that is responsive to said comparison to switch operation of said scan-path interface between enabled and disabled modes. (It is noted by the examiner that the Palmer, Jr. et al. reference does disclose a switching circuit and a comparison of a predetermined memory or register, responsive to said comparison of an externally provided password with a predetermined password, the ONLY limitation not disclosed in the Palmer, Jr. et al. reference is a scan-path interface).

Art Unit: 2123

31. The Jacobson et al. reference discloses a scan-path interface circuit (Col. 1 Lines 42-55, Col. 4 Lines 39-42) for reading out contents of a predetermined memory or register in said system (Figure 3, Item 300 and Col. 2 Lines 15-45) and a switching circuit responsive to said comparison to switch operation of said scan-path interface between enabled and disabled modes, (all of Figure 3 and Figure 2 and Col. 3 Lines 14-67, Col. 4 Lines 1-49).

32. It would have been obvious to one of ordinary skill in the art, at the time of the invention, to have modified the Palmer, Jr. et al. reference with the Jacobson et al. reference because, (motivation to combine) ...a need arises for an accurate, overridable method of tracking versions of the PLDs, as well as preventing unauthorized users from programming the PLDs (Jacobson et al. Col. 2 Lines 11-13).

**33. Claim 18 is rejected under 35 U.S.C. 103(a) as being unpatentable over Palmer, Jr. et al. U.S. Patent 4,700,296 view of Jacobson et al. U.S. Patent 5,784,577.**

34. The Palmer, Jr. et al. reference does not expressly disclose; a scan-path interface circuit for comparison with a predetermined memory or register, and a switching circuit that is responsive to said comparison to switch operation of said scan-path interface between enabled and disabled modes. (It is noted by the examiner that the Palmer, Jr. et al. reference does disclose a switching circuit and a comparison of a predetermined memory or register, responsive to said comparison of an externally provided password with a predetermined password, the ONLY limitation not disclosed in the Palmer, Jr. et al. reference is a scan-path interface).

Art Unit: 2123

35. The Jacobson et al. reference discloses a scan-path interface circuit (Col. 1 Lines 42-55, Col. 4 Lines 39-42) for reading out contents of a predetermined memory or register in said system (Figure 3, Item 300 and Col. 2 Lines 15-45) and a switching circuit responsive to said comparison to switch operation of said scan-path interface between enabled and disabled modes, (all of Figure 3 and Figure 2 and Col. 3 Lines 14-67, Col. 4 Lines 1-49).

36. It would have been obvious to one of ordinary skill in the art, at the time of the invention, to have modified the Palmer, Jr. et al. reference with the Jacobson et al. reference because, (motivation to combine) ...a need arises for an accurate, overridable method of tracking versions of the PLDs, as well as preventing unauthorized users from programming the PLDs (Jacobson et al. Col. 2 Lines 11-13).

37. **Claims 4-7, 9, 11-13, 16-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Angelo in view of Bianco et al..**

38. Angelo discloses a method for enabling power to all or portions of a computer system based upon the results of a two-piece user verification process that is completed as part of a secure power-up procedure. *At some point during the secure power-up procedure, the computer user provides an external token or smart card that is coupled to the computer through specialized hardware.* The token or smart card is used to store an encryption algorithm furnished with an encryption key that is unique or of limited production. *The computer user is then required to enter a plain text user password. Once entered, the user password is encrypted using the encryption algorithm contained in the external token to create a system password.*

Art Unit: 2123

*The system password is compared to a value stored in secure memory.* If the two values match, the power-on sequence is completed and power to the computer system and/or secured computer resources is enabled. If the two values do not match, power to the entire computer system and/or secured computer resources is disabled. The two-piece nature of the authorization process requires the presence of both the user password and the external token in order to generate the system password. *Angelo also discloses (col. 9) that when the user is prompted to enter a plain text power-on password, as an alternative to a memorized value, the plain text password could be generated with the aid of biometrics. For example, a scanned fingerprint could be converted into a plain text password value.* See col. 1-2 for general background; col. 3, lines 16-36; fig. 2 and corresponding text; col. 7-9.

39. Angelo does not expressly disclose; a *scan-path* interface circuit for comparison with a predetermined memory or register, and a switching circuit that is responsive to said comparison to *switch operation of said scan-path* interface between enabled and disabled modes.

40. Bianco et al. disclose a set/scan test capability which is provided for a circuit that includes sensitive subcircuits, but that can be latched out to prevent reverse engineering the sensitive elements. A mechanism to inhibit set/scan test access to at least some of the sensitive subcircuits is selectively actuated by a control circuit to override a normal set/scan test and inhibit set/scan access to the sensitive subcircuits. Various implementations are possible, such as fusible-link PROMs for irreversibly inhibiting set/scan access to the sensitive subcircuits after an initial non-inhibited test period, the use of encryption codes to enable repeated set/scan access to the

Art Unit: 2123

sensitive subcircuits, and an erasable/reprogrammable mechanism for inhibiting set/scan access to programmed sets of subcircuits. See col. 1 to col. 2, line 26 for need to protect integrated circuits; col. 2, line 29 to col. 3, line 8; fig. 6 and corresponding text.1

41. It would have been obvious to one of ordinary skill in the art, at the time of the invention, to have modified the Angelo reference with the Bianco et al. reference (motivation to combine) for the following reasons. Bianco states that integrated circuitry is subject to reverse engineering and should be protected (col. 1-2). Bianco discloses enhancing the testability of ICs that contain sensitive circuitry through the use of the set/scan test technique, while preventing the disclosure of the sensitive circuitry design to unauthorized parties. In so doing the invention allows sensitive subcircuits to be removed from the set/scan test chain. The removal can be permanent, or the sensitive subcircuits can be included in the set/scan chain in response to the application of a control code by an authorized user. The manufacturer is provided with full testability during device fabrication, while access to the sensitive elements can be restricted once the device is delivered; copiers are thereby prevented from exploiting the set/scan capability to obtain design details required for the production of unauthorized copies. The invention is compatible with, and enhances the strength of, other anti-reverse engineering measures such as opaque die coatings or the techniques disclosed in U.S. Pat. No. 4,766,516. Bianco discloses the need for a mechanism to inhibit set/scan test access to at least some of the IC's sensitive subcircuits, and a mechanism for overriding a normal set/scan test by actuating the inhibit mechanism for the sensitive subcircuits while permitting set/scan access to the remaining subcircuits.

Art Unit: 2123

**Response to Arguments**

42. Applicant's arguments filed 8/12/2003 (papers # 27-28) have been fully considered but they are not persuasive.

**Response to Arguments - Specification/title**

43. Applicants are thanked for their amendment to the title.

**Response to Arguments - Claim Objections**

44. Applicants arguments are not persuasive. The claims do not recite interrupts. Applicants have not pointed to an "interrupt" in the specification. In any case, even if the claims did recite interrupts, it is inherent that the commands are applied in a specific time sequence. With respect to "comparator", the claims do not specify that the comparator is a specific comparator "outside" of the computer.

**Response to Arguments - 112 (1) rejections**

45. The 112(1) "enablement" rejections are withdrawn in view of the Declaration (paper # 28). Applicants are thanked for its submission.

The 112(1) "written description" is withdrawn for reasons other than Applicant's arguments that 1) there is no such requirement and 2) since the "enablement" rejection should be withdrawn because there is no "undo experimentation". Such arguments are not persuasive in response to a prima facie case of a "written description" rejection. Applicants further appear to argue that they are not aware of any case law as it relates to the rejection; In response to



Art Unit: 2123

Applicant's request for case law, please refer to section 2163.02 of the MPEP (Standard for Determining Compliance With the Written Description) for guidance.

"The courts have described the essential question to be addressed in a description requirement issue in a variety of ways. *An objective standard for determining compliance with the written description requirement is, "does the description clearly allow persons of ordinary skill in the art to recognize that he or she invented what is claimed."* In *re Gosteli*, 872 F.2d 1008, 1012, 10 USPQ2d 1614, 1618 (Fed. Cir. 1989). Under *Vas-Cath, Inc. v. Mahurkar*, 935 F.2d 1555, 1563-64, 19 USPQ2d 1111, 1117 (Fed. Cir. 1991), *to satisfy the written description requirement, an applicant must convey with reasonable clarity to those skilled in the art that, as of the filing date sought, he or she was in possession of the invention, and that the invention, in that context, is whatever is now claimed. The test for sufficiency of support in a parent application is whether the disclosure of the application relied upon "reasonably conveys to the artisan that the inventor had possession at that time of the later claimed subject matter."* *Ralston Purina Co. v. Far-Mar-Co., Inc.*, 772 F.2d 1570, 1575, 227 USPQ 177, 179 (Fed. Cir. 1985) (quoting *In re Kaslow*, 707 F.2d 1366, 1375, 217 USPQ 1089, 1096 (Fed. Cir. 1983)).

Whenever the issue arises, the fundamental factual inquiry is whether a claim defines an invention that is clearly conveyed to those skilled in the art at the time the application was filed. The subject matter of the claim need not be described literally (i.e., using the same terms or in haec verba) in order for the disclosure to satisfy the description requirement. If a claim is amended to include subject matter, limitations, or terminology not present in the application as filed, involving a departure from, addition to, or deletion from the disclosure of the application as filed, the examiner should conclude that the claimed subject matter is not described in that application. This conclusion will result in the rejection of the claims affected under 35 U.S.C. 112, first paragraph - description requirement, or denial of the benefit of the filing date of a previously filed application, as appropriate. 220 F.3d 1345, 55 U.S.P.Q.2d (BNA) 1636 (Fed. Cir. 2000)."

Art Unit: 2123

**Response to Arguments - 112 (2) rejections**

46. Applicant's arguments pertaining to the missing steps/structural elements are noted but are still not persuasive. Applicants appear to argue, for example, that claim 8 is a "device" claim.

Claim 8 is a "system" claim and includes apparatus and steps. The amendment does not cure the deficiency.

47. The 112(2) "antecedent" rejections against claims 8, 11, 13 are withdrawn in view of Applicant's amendment.

**Response to Arguments - prior art rejections**

48. Applicant's arguments with respect to the claims have been considered but are not persuasive.

49. Applicant's arguments relating to the Palmer 102 rejection are noted, but are not persuasive. Palmer, Jr. et al. reference discloses an integrated circuit computer system (Figure 2, Item 6i) having a processor interconnected with memory (Figure 1, Item 6d and Col. 5 Lines 32-65) and peripheral circuits on said integrated circuit (Figure 1 Items 6f and 6c and 6a). A security means (Figures 1-6 and Col. 1 Lines 30-61) comprising: a plurality of input ports for said processor (Figure 1 Items 6b, 6c, 6d, 6e note the direction of the arrows to the Process Control Program and Col. 2 Lines 50-68 and Col. 3 Lines 1-4); a program stored in said memory to operate said processor (Figure 1, Process Control Program and Item 6d Code Table (ROM)), to receive a plurality of commands to said plurality of input ports to process said commands to produce a password (Figure 1 Items 6c, Item 4 and Figure 2 Item 6c and Figure 4 and Figure 5

Art Unit: 2123

and Col. 1 Lines 37-56 and Col. 5 Lines 32-65) which is compared with a predetermined password (Figure 2 Item labeled LOOK-UP TABLE and Col. 7 Lines 33-38), and a switching circuit is responsive to said comparison (Col. 4 Lines 36-50). Applicants, respectfully, appear to be reading in definitions which are not reflected in the claims. For example, if Applicants feel that port only means “ a group of I/O pins...”, then that feature should be recited in the claims.

50. Applicant's arguments relating to the Angelo et al. rejection are noted, but are not persuasive. The argument that Angelo does not disclose an integrated circuit computer system is simply not persuasive. Angelo discloses a method for enabling power to all or portions of a computer system based upon the results of a two-piece user verification process that is completed as part of a secure power-up procedure. *At some point during the secure power-up procedure, the computer user provides an external token or smart card that is coupled to the computer through specialized hardware.* The token or smart card is used to store an encryption algorithm furnished with an encryption key that is unique or of limited production. *The computer user is then required to enter a plain text user password. Once entered, the user password is encrypted using the encryption algorithm contained in the external token to create a system password. The system password is compared to a value stored in secure memory.* If the two values match, the power-on sequence is completed and power to the computer system and/or secured computer resources is enabled. If the two values do not match, power to the entire computer system and/or secured computer resources is disabled. The two-piece nature of the authorization process requires the presence of both the user password and the external token in order to generate the

Art Unit: 2123

system password. Angelo also discloses (col. 9) that when the user is prompted to enter a plain text power-on password, as an alternative to a memorized value, the plain text password could be generated with the aid of biometrics. For example, a scanned fingerprint could be converted into a plain text password value. See col. 1-2 for general background; col. 3, lines 16-36; fig. 2 and corresponding text; col. 7-9.

51. The arguments against the 103 rejections appear to be based on the premise that the 102 rejections do not hold.

### Conclusion

52. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

52. A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Art Unit: 2123

**Any inquiry concerning this communication or earlier communications from the examiner should be:**

**directed to:**

Dr. Hugh Jones telephone number (703) 305-0023, Monday-Thursday 0830 to 0700 ET, *or* the examiner's supervisor, Kevin Teska, telephone number (703) 305-9704.

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist, telephone number (703) 305-3900.

**mailed to:**

Commissioner of Patents and Trademarks  
Washington, D.C. 20231


**or faxed to:**

(703) 308-9051 (for formal communications intended for entry)  
*or* (703) 308-1396 (for informal or draft communications, please label "*PROPOSED*" or "*DRAFT*").

Hugh Jones Ph.D.

Primary Patent Examiner

November 16, 2003

  
HUGH JONES Ph.D.  
PRIMARY PATENT EXAMINER  
TECHNOLOGY CENTER 2100